Attempts are kept going to decrease energy consumption and reversible circuits are seen to be of high importance to do so. Reversible logic is used in some area such as Nanotechnology, quantum computing, optical computing and low-power CMOS design. In the present study a novel parity preserving reversible random access memory is designed. General designs for components of PPRRAM are introduced. In addition a new reversible gate, PH3, is introduced which is Parity preserve and capable of being utilized in various reversible circuits. We have used it to design parity preserving reversible master slave D flip-flop and parity preserving reversible memory cell. The proposed master slave D flip-flop and write enable master slave D flip-flop is compared with existing works and its efficiency is shown in terms of gate counts and garbage outputs. All the scales are in the Nano metric area.
INTRODUCTION
In the early 1960s, landauer showed that in irreversible computation for every bit of information that is erased, KTln2 joules of energy dissipates as heat where K is Boltzmann's constant and T is the absolute temperature at which the computation is performed. Bennett showed that in reversible computation do not lose information which can avoid ktln2 energy dissipation [2] . A circuit is reversible if there is a oneto-one correspondence between input and output, put it simply, in reversible gates input vector can be achieved by output vector. One of the key parts of the electronic devices is memory. Efficiency designing of memory would develop the efficiency of an electronic machine. On the other hand, reversible circuits, having many advantages, especially in energy consumption, could help design effective memory. Among the used memories, random access memory is an important part in electronic devices, computer in particular. Few studies have been done Realm of reversible technology for designing of reversible random Access memory (RRAM). The present study wants to establish Parity preserving reversible random access memory (PPRRAM) and therefore, its components, i.e., multiplexer, decoder, and memory cells have been designed. The general designs of memory components is introduced which can be used for designing of circuits with arbitrary input and output counts. Designs compared with existing works and their efficiency is shown.
There are several metric for evaluation of reversible circuit. In this study, circuits are compared in terms of gate counts and garbage outputs. In this work, a novel design of master slave D flip-flop is presented which use optimized gate counts and garbage outputs. A new reversible conservative, also parity preserving gate, namely ph3 gate, is introduced for designing master slave D flip-flop. Ph3 is a Useful gate which can be used for designing of various flip-flops. Parity checking is one of the most popular methods for error detection in digital system. Since in reversible circuits fan-out not allowed, if we use irreversible methods for parity checking in reversible circuits, the number of used gates will be increased. Parity preserving reversible gates can be used for parity checking in reversible circuits. A reversible gate is parity preserve if the parity of input and output is the same. In this work, parity preserving random access memory is implemented, thus, all gates is used in each components of PPRRAM is parity preserving.
BASIC CONCEPTS
In this section we explain some basic concepts in quantum circuits and reversible gates which are as follow: Reversible gate, garbage output, quantum gate and quantum cost.
Reversible gate
A gate with equal number of input and output in which input status vectors can be revealed through output vectors. If the input vector of a reversible gate is defined by I V =(I 1 ,I 2 ,I 3 ,…,I n ), the output vector can be represented as Ov=
A reversible gate can be represented as N×N which the number of its inputs and outputs is N.
Garbage output
A garbage output is an output that is added to change an irreversible gate to a reversible one and not used for the next calculations. It could be said that in a reversible circuit too, some outputs are produced with some other particular outputs that are not used. Then, a myriad number of garbage outputs are not appropriate. The least number of garbage output needed to change a reversible gate to a reversible one is Log 2 N in which N is the repetition of particular pattern in an output. For instance, to refry OR gate, since '1' repeats three times in output, therefore, two bits is required ( Log 2 3 = 2).
Quantum gate
Quantum gates are based on quantum computing and are reversible too. We can use quantum technique for realizing 1×1 and 2×2 quantum gates. Since bigger quantum gates such as 3×3 can not be realized by quantum technique directly, 1×1 and 2×2 quantum gates are used for realizing bigger quantum gates such as 3×3 and 4×4 and etc. 
Quantum cost
There are several methods for computing of quantum cost of quantum circuits or reversible circuits. In simple terms, quantum cost is the number of 1×1 and 2×2 quantum gates is used in quantum circuits or reversible circuits. 
REVERSIBLE GATES

NOT Gate
The quantum implementation of NOT gate is shown in Fig.1 . NOT gate is a 1×1 reversible gate and its quantum cost is unity. It should be noted that Controlled-V is a square-root-of NOT gate and V + is its hermitian. 
Parity preserving Reversible gates
In these kinds of reversible gates, the parity of input and output is the same. Put it simply, XOR of input and output vector are equal. Parity preserving reversible gate is a fault tolerant reversible gate. Some of the parity preserving reversible gates is as follow: New fault tolerant Gate (NFT) and Feynman Double Gate (F2G) which has been used in this work, represented in Fig. 3 , 4 respectively. Parity preserving reversible gates are used for designing of PPRRAM, therefore, F2G and NFG is used to make copy a signal and perform of AND operation respectively. Quantum cost of F2G is 2 and NFG is 5. 
Conservative reversible Gates
The fault tolerant reversible gates, not only in compass parity preserving gates, the equality of input and output parity, but also have an equal hemming weight. Put it other way, in conservative reversible gates the number of ones in input and output are similar. It's clear that the conservative gates are a parity preserving, while not Vic versa. FRG is one of the few conservative gates have been introduced in the literature which have been used in this work and shown in 
DESIGN OF PARITY PRESERVING REVERSIBLE RANDOM ACCESS MEMORY
One of the key elements of electronic circuits is different array of memory. Random access memory (RAM) is of high significance, among other varieties and efficiency designing of which play an integral role in the effectiveness of electronic devices. With regards to the advantages of reversible gates in terms of energy wasting, this study wants to design a Parity preserving reversible random access memory (PPRRAM).
Parity Preserving Reversible Multiplexer
2×1 multiplexer is presented in [19] can be used to establish a general design of multiplexer. The 4×1 multiplexer is shown in Fig. 6 , presented in [17] . Table 1 . 
Parity preserving Reversible Decoders
To design a 1×2 decoder FG can be used, is represented in [18] , and for parity preserving circuits F2G is used. The reversible 1×2 decoder design is shown in Fig. 8 and a parity preserving decoder is shown in Fig. 9 . For designing a 2×4 decoder, the design of 1×2 decoder is used in way that 1×2 decoder has been utilized as primary input for the two reversible FRG gates. Fig. 10 shows 2×4 decoder design. In F2G two outputs of A and A is available and these two outputs merge with B input and FRG gate and Now, to designing of a general design for every individual decoder, Fig. 11 can be considered. As it can be seen in a general design of a decoder more level FRG gate is used. In this figure the general design of decoder shown sketches as n×2 n . The inputs "I" ranges from I 1 -I n . With a critical inspection of the design, it is observed that to design an n×2 n decoder, 2 n -1 reversible gates and 2 n -1 garbage outputs is required. For example, to design a 1×2 decoder one reversible gate and one garbage output is required. This would be 7 reversible gates and 7 garbage outputs the case of a 3×8 decoder. Evaluation of the proposed general design of parity preserving reversible n×2 n decoder is shown in table 2. 
Proposed Parity preserving memory cells
To create memory cells, which is the integral part of a memory, the new reversible PH3 gate is proposed. PH3 is a 4×4 reversible gate. The whole illustration and output of PH3 is represented in Fig. 12 As can be seen in Fig. 13 , the first latch output or Q m+1 is available from forth output of PH3 and second latch output or Q s+1 is available from the second output of PH3 which enters to the first F2G input, to expand it, and the final output is achieved through the second output of F2G gate. Regarding the output function of latches, it should be said that the output of master latch or the first latch is as clkD+clk Qs in which clk stands for clock and the output of second latch is as clk Qs+clkQm. So once clock is high, the master latch is active and slave is inactive, once clock is low, the slave latch [12] , Himanshu Thapliyal (2010) [17] and Bhagyalakshmi H R (2012) [19] designs. It shows that the number of constant inputs for [8] , [12] , [17] and [19] is 3 while 1 for the proposed design. The number of used gates in [8] , [12] , [17] and [19] is 4, 5, 5, 4 and 3 respectively while 2 for the proposed design. The number of garbage outputs in [12] and [19] is 3, Thapliyal and Bhagyalakshmi is 2 while 1 for the proposed design. Therefore, the proposed design is better than the compared ones. Additionally, the proposed design is more advantages in terms of the parity preserving feature. 
Proposed write enable reversible master slave D flip-flop
Reversible memory cell with writing control line to design memory, so that the designed reversible flip-flop have the ability to control writing, i.e., with controlling line like "w" the new input data can be controlled, as in Fig. 14 . According to the figure, a FRG gate is added to control flip-flop input. The new input would not enter flip flop till the "w" is zero and flip-flop and consequently the output would remain unchanged once "w" is one, the new input enters the flip-flop and the output will change in descending of clk as mentioned above flowingly. [18] . It can be verified that the number of gate counts in [10] and [18] is 7 and 5 respectively and for proposed design is only 3. The number of garbage outputs in [10] and [18] is 7 and 3 respectively and for this work is only 3. The general design of reversible memory cell is illustrate in 
PROPOSED DESIGN OF PARITY PRESERVING REVERSIBLE RANDOM ACCESS MEMORY (PPRRAM)
After designing different parts of a PPRRAM, it can be designed by merging those parts. The general design of a PPRRAM is shown in Fig. 16 . Stating that since the completive design for the parts of memory, in addition to having the reversibly feature have parity preserving feature, in the general design this point has been considered. So the designed memory is a parity preserving reversible random access memory. This memory is like 2 n ×m, in which 2 n is the address line and the input data is m bit. According to the figure, the parity preserving reversible decoder used for selection of particular row of memory, so, 2 n line of memory can be addressed. A 2 n ×1 Multiplexer is used to situate cell
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6 content in the output which 2 n is the number of address lines. The number of Multiplexers is m which is the number of input data bits. So in whatever time the content of an n bit word from 2 n address line of memory cells in the output can be situated.
There is another point regarding the figure, in which F2G is used instead FG to expand input data. This is due two reasons.
Firstly, the present design is parity preserving and secondly since the output of decoder is power of 2, and with each F2G two expansions is created, the exact number of applied F2G, is the half of the number of decoder outputs, that is 2 n and there will be one garbage output. Finally, due to the structure of design of multiplexer, the number of input data bits can be increased when needed to do so, it is necessary to put a 2 n ×1 bit multiplexer in the output. n-1 +m*2 n-1 Hence, gc≥2 n-1 (9m+5)-m-1
Theorem2: let gr be the number of garbage outputs which produces in implementation of 2 n ×m parity preserving reversible random access memory (PPRRAM), then gr≥2 n *(4m+4) +m*n.
Proof: A 2 n ×m PPRRAM requires m*2 n MUX and according to Table 3 each MUX produces 2 n +n-1 garbage bits. An n×2 n decoder, according to Table 4 , generates 2 n -1 garbage bits. In the last column, 2 n+1 garbage bits are generated for clk and W. FFs and NFT gates generate 3*m*2 n and 2 n garbage bits respectively (according to Table 5 each FF generates 3  garbage bits and m*2 n FFs are required to realize m×2 n PPRRAM). Moreover m+1 garbage outputs is generated for F2Gs. If gr be the minimum number of garbage outputs generated from PPRRAM, then gr≥m*(2 n +n-1) +2 n -1+2 n+1 +3*m*2 n +m+1 hence, gr≥2 n *(4m+4) +m*n.
CONCLUSION
In this work a new parity preserving reversible random access memory is designed. Its component such as multiplexer, decoder and memory cell also are proposed in parity preserving and reversible form. The general design of those components is introduced. Designs were compared with exiting works and efficiency of designs in gate counts and garbage outputs is shown. PH3 is also introduced which can be used in various reversible circuits. In this work PH3 is used to designing of parity preserving reversible master slave D flip-flop and memory cell. Proposed master slave D flip-flop is compared with existing work and its efficiency in gate counts, garbage outputs and constant inputs is showed. 
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